

100




FIG. 1

2/19




FIG. 2

3/19




FIG. 3

+


4/19
400

FIG. 4A




FIG. 4B

6/19

500




FIG. 5

600




FIG. 6A

+

650




FIG. 6B

9/19

700




FIG. 7

10/19





FIG. 8

+

FIG. 9



11/19

+

12/19




FIG. 10

13/19




FIG. 11

14/19

1200




FIG. 12

15/19

1300 ↘

↓ Transfer	BITS 17:0
0	Lower Order Address Bits and Read/Write Command
1	Higher Order Address Bits and Early Read Indicator
2	Command Destination, Offset from Address, Transaction ID, Check Bits, Mask Bits, Stream ID, Size Bits, Cancel Command, Priority, etc.
3	

FIG. 13

16/19

1400 ↘

↓ Transfer	BITS 17:0
0	Lower Order Address Bits and Read/Write Command
1	Higher Order Address Bits and Early Read Indicator
2	Command Destination, Offset from Address, Transaction ID, Check Bits, Mask Bits, Size Bits, etc.
3	

FIG. 14

+

17/19

1500 ↘

+-----+-----+-----+-----+-----+-----+-----+-----+

↓ Transfer	BITS 17:0
0	Lower Order Configuration Address Bits and Read/Write Command
1	Higher Order Configuration Address Bits and Early Read Indicator
2	Command Destination, Offset from Address, Transaction ID, Check Bits, Mask Bits, etc.
3	

FIG. 15

1600

LL signals	Transfers 0:3
0	Info and Check Bits
1	Header, Tail, and Check Bits
2	Extended Mode Bits
3	

FIG. 16

1700

LL signals	Transfers 0:3
0	Type and Check Bits
1	
2	Info and Check Bits
3	

FIG. 17

Blakely, Sokoloff, Taylor & Zafman LLP (408) 720-8300
 Title: THOD AND APPARATUS FOR READ/LAUNCH
 OPTIMIZATION IN MEMORY INTERCONNECT
 1st Named Inventor: Osborne
 Application No.: 10/010,994 42390.P12472
 Sheet 1 of 1

19/19

1800

LL signals	Transfers 0:3
0	Tag, Control, and Check Bits
1	
2	
3	Tag, Info, and Check Bits

FIG. 18

1900

LL signals	Transfers 0:3
0	Tag and Check Bits
1	
2	
3	Tag, Info, and Check Bits

FIG. 19

2000

LL signals	Transfers 0:3
0	Signal and Check Bits
1	
2	
3	Signal, Info, Stop, and Check Bits

FIG. 20